1 M x 4-Bit Dynamic RAM Low Power 1 M x 4-Bit Dynamic RAM

HYB 514400BJ/BJL -50/-60/-70

Advanced Information

- · 1 048 576 words by 4-bit organization
- · 0 to 70 °C operating temperature
- · Fast Page Mode Operation
- · Performance:

		-50	-60	-70	
t _{RAC}	RAS access time	50	60	70	ns
t_{CAC}	CAS access time	13	15	20	ns
t _{AA}	Access time from address	25	30	35	ns
t _{RC}	Read/Write cycle time	95	110	130	ns
t _{PC}	Fast page mode cycle time	35	40	45	ns

- Single + 5 V (\pm 10 %) supply with a built-in V_{BB} generator
- · Low power dissipation

max. 660 mW active (-50 version)

max. 605 mW active (-60 version)

max, 550 mW active (-70 version)

- · Standby power dissipation:
 - 11 mW max.standby (TTL)
 - 5.5 mW max.standby (CMOS)
 - 1.1 mW max.standby (CMOS) for Low Power Version
- · Output unlatched at cycle end allows two-dimensional chip selection
- Read, write, read-modify write, CAS-before-RAS refresh, RAS-only refresh, hidden refresh and test mode capability
- · All inputs and outputs TTL-compatible
- · 1024 refresh cycles / 16 ms
- 1024 refresh cycles / 128 ms Low Power Version only
- Plastic Packages: P-SOJ-26/20-5 with 300 mil width


The HYB 514400BJ/BJL is the new generation dynamic RAM organized as 1 048 576 words by 4-bit. The HYB 514400BJ/BJL utilizes CMOS silicon gate process as well as advances circuit techniques to provide wide operation margins, both internally and for the system user. Multiplexed address inputs permit the HYB 514400BJ/BJL to be packed in a standard plastic P-SOJ-26/20 package. This package size provides high system bit densities and is compatible with commonly used automatic testing and insertion equipment. System oriented features include single + 5 V (± 10 %) power supply, direct interfacing with high performance logic device families such as Schottky TTL.

Ordering Information

Туре	Ordering Code	Package	Descriptions
HYB 514400BJ-50	Q67100-Q973	P-SOJ-26/20-5	DRAM (access time 50 ns)
HYB 514400BJ-60	Q67100-Q756	P-SOJ-26/20-5	DRAM (access time 60 ns)
HYB 514400BJ-70	Q67100-Q757	P-SOJ-26/20-5	DRAM (access time 70 ns)
HYB 514400BJL-50	Q67100-Q2012	P-SOJ-26/20-5	Low Power DRAM (access time 50 ns)
HYB 514400BJL-60	Q67100-Q1030	P-SOJ-26/20-5	Low Power DRAM (access time 60 ns)
HYB 514400BJL-70	Q67100-Q762	P-SOJ-26/20-5	Low Power DRAM (access time 70 ns)


Pin Configuration

(top view)



Pin Names

A0-A9	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Input
OE	Output Enable
I/O1 - I/O4	Data Input/Output
$V_{\rm cc}$	Power Supply (+ 5 V)
$V_{\mathtt{SS}}$	Ground (0 V)
N.C.	No Connection



Block Diagram

■ 8235605 0086391 T93 ■

Absolute Maximum Ratings

Operating temperature range	0 to 70 °C
Input/output voltage	
Power Supply voltage	
	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

DC Characteristics

 $T_{\rm A}$ = 0 to 70 °C, $V_{\rm SS}$ = 0 V, $V_{\rm CC}$ = 5 V \pm 10 %, $t_{\rm T}$ = 5 ns

Parameter	Symbol	Lim	it Values	Unit	Test
		min.	max.	7	Condition
Input high voltage	V_{IH}	2.4	$V_{\rm cc}$ + 0.5	٧	1)
Input low voltage	V_{IL}	- 1.0	0.8	٧	1)
Output high voltage ($I_{OUT} = -5 \text{ mA}$)	V_{OH}	2.4	-	٧	1)
Output low voltage ($I_{OUT} = 4.2 \text{ mA}$)	V_{OL}	-	0.4	٧	1)
Input leakage current, any input $(0 \text{ V} < V_{in} < 7$, all other input = 0 V)	$I_{I(L)}$	- 10	10	μА	1)
Output leakage current (DO is disabled, $0 < V_{\text{OUT}} < V_{\text{cc}}$)	$I_{\mathrm{O(L)}}$	- 10	10	μА	1)
Average $V_{\rm CC}$ supply current -50 version -60 version -70 version	I _{CC1}	_ _ _	120 110 100	mA	2)3)4)
Standby V_{CC} supply current $(\overline{RAS} = \overline{CAS} = \overline{WE} = V_{ih})$	$I_{\rm CC2}$	_	2	mA	_
Average $V_{\rm CC}$ supply current during $\overline{\rm RAS}$ -only refresh cycles -50 version -60 version -70 version	I _{CC3}	 - - -	120 110 100	mA	2)4)
Average $V_{\rm CC}$ supply current during fast page mode operation -50 version -60 version -70 version	I _{CC4}	- -	80 70 60	mA	2)3)4)
Standby V_{CC} supply current $(\overline{RAS} = \overline{CAS} = \overline{WE} = V_{CC} - 0.2 \text{ V})$	I_{CC5}	_	1	mA	1)
Standby V_{CC} supply current (RAS = \overline{CAS} = \overline{WE} = V_{CC} – 0.2 V) for Low Power Version	I_{CC5}	_	200	μА	_

DC Characteristics (cont'd)

 $T_{\rm A}$ = 0 to 70 °C, $V_{\rm SS}$ = 0 V, $V_{\rm CC}$ = 5 V \pm 10 %, $t_{\rm T}$ = 5 ns

Parameter	Symbol	Lin	nit Values	Unit	Test	
		min.	max.		Condition	
Average $V_{\rm CC}$ supply current during CAS before RAS refresh mode	I_{CC6}			mA	2)4)	
-50 versior	1	-	120			
-60 versior	1	-	110			
-70 versior	1	-	100			
For Low Power Version only: Battery backup current (average power supp current in battery backup mode): $(\overline{CAS} = \overline{CAS} \text{ before RAS cycling or } 0.2 \text{ V},$ $\overline{WE} = V_{CC} - 0.2 \text{ V or } 0.2 \text{ V},$ A0 to A10 = $V_{CC} - 0.2 \text{ V or } 0.2 \text{ V};$ DI = $V_{CC} - 0.2 \text{ V or } 0.2 \text{ V or open},$ $t_{RC} = 125 \text{ µs}, t_{RAS} = t_{RAS} \text{ min } = 1 \text{ µs})$	I_{CC7}		250	μΑ	_	

AC Characteristics 5)6)

 $T_{\rm A}$ = 0 to 70 °C, $V_{\rm CC}$ = 5 V \pm 10 %, $t_{\rm T}$ = 5 ns

Parameter	Symbol			Limit '	Values			Unit	Note
		-{	50	-6	60	-70			
		min.	max.	min.	max.	min.	max.		

Common Parameters

Random read or write cycle time	$t_{\rm RC}$	95	_	110	_	130	-	ns
RAS precharge time	t _{RP}	35	-	40	-	50	-	ns
RAS pulse width	t _{RAS}	50	10k	60	10k	70	10k	ns
CAS pulse width	t _{CAS}	13	10k	15	10k	20	10k	ns
Row address setup time	t_{ASR}	0	_	0	-	0	_	ns
Row address hold time	t _{RAH}	8	_	10	-	10	-	ns
Column address setup time	t _{ASC}	0	-	0	_	0	-	ns
Column address hold time	t _{CAH}	10	-	15		15	-	ns
RAS to CAS delay time	t _{RCD}	18	37	20	45	20	50	
RAS to column addr. delay time	t _{RAD}	13	25	15	30	15	35	ns
RAS hold time	t _{RSH}	13		15		20	-	ns
CAS hold time	t _{CSH}	50		60	_	70	-	ns
CAS to RAS precharge time	t _{CRP}	5	-	5	-	5	-	ns

AC Characteristics (cont'd) 5)6)

 $T_{\rm A} = 0$ to 70 °C, $V_{\rm CC} = 5$ V \pm 10 %, $t_{\rm T} = 5$ ns

Parameter	Symbol	Limit Values							Note
		-50		-60		-70			
		min.	max.	min.	max.	min.	max.	1	
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	7
Refresh period	t _{REF}	_	16	-	16	-	16	ms	
Refresh period for L-version	t _{REF}		128	_	128	_	128	ms	-

Read Cycle'

neau Cycle									
Access time from RAS	t _{RAC}	-	50	1-	60		70	ns	8, 9
Access time from CAS	t _{CAC}	-	13	_	15	_	20	ns	8, 9
Access time from column address	t _{AA}	_	25	-	30	-	35	ns	8,10
OE access time	t _{OEA}	T-	13	1-	15		20	ns	-
Column address to RAS lead time	t _{HAL}	25	-	30	-	35	-	ns	
Read command setup time	t _{RCS}	0	-	0	-	0		ns	†
Read command hold time	t _{RCH}	0	_	0	-	0	-	ns	11
Read command hold time referenced to RAS	t _{RRH}	0	_	0	-	0	-	ns	11
CAS to output in low-Z	t _{CLZ}	0	-	0	-	0	_	ns	18
Output buffer turn-off delay	t _{OFF}	0	13	0	15	0	20	ns	12
Output buffer turn-off delay from OE	t _{OEZ}	0	13	0	15	0	20	ns	12
Data to CAS low delay	$t_{\rm DZC}$	0	1-	0	-	0	† <u> </u>	ns	13
Data to OE low delay	tozo	0	1-	0	1_	0		ns	13
CAS high to data delay	t_{CDD}	13	_	15	1_	20	_	ns	14
OE high to data delay	t _{ODD}	13	T-	15	 -	20	 	ns	14
				1			1	1	1

Write Cycle

Write command hold time	twch	8	-	10	-	10	-	ns	T -
Write command pulse width	t_{WP}	8	-	10	-	10	1_	ns	<u> </u>
Write command setup time	twcs	0	-	0	-	0	1-	ns	15
Write command to RAS lead time	t _{RWL}	13	-	15	-	20	-	ns	

■ 8235605 0086394 7T2 ■

AC Characteristics (cont'd) 5)6)

 $T_{\rm A}$ = 0 to 70 °C, $V_{\rm CC}$ = 5 V \pm 10 %, $t_{\rm T}$ = 5 ns

Parameter	Symbol	Limit Values							Note
		-50		-60		-70			
,		min.	max.	min.	max.	min.	max.		
Write command to CAS lead time	t _{CWL}	13	_	15	_	20	_	ns	
Data setup time	t _{DS}	0	-	0	-	0	-	ns	16
Data hold time	t _{DH}	10	-	10	-	15	-	ns	16

Read-Modify-Write Cycle

ricua mouny mino eye.									
Read-write cycle time	t _{RWC}	131	-	150	-	180		ns	
RAS to WE delay time	t _{RWD}	68	-	80	-	95		ns	15
CAS to WE delay time	t _{CWD}	31	-	35	_	45	-	ns	15
Column address to WE delay time	t _{AWD}	43	-	50	-	60	-	ns	15
OE command hold time	t _{OEH}	13	-	15	1-	20	-	ns	

Fast Page Mode Cycle


,									
Fast page mode cycle time	t _{PC}	35	_	40		45		ns	
CAS precharge time	t _{CP}	10	_	10	-	10		ns	<u> </u>
Access time from CAS precharge	t _{CPA}	_	30	-	35	-	40	ns	7
RAS pulse width	t _{RAS}	50	200k	60	200k	70	200k	ns	
CAS precharge to RAS Delay	t _{RHCP}	30	-	35	_	40		ns	

Fast Page Mode Read-Modify-Write Cycle

Fast page mode read-write cycle time	t _{PRWC}	71	_	80	_	95	_	ns	
CAS precharge to WE	t _{CPWD}	48	_	55	-	65		ns	

CAS-before-RAS Refresh Cycle

CAS setup time	t _{CSR}	10	-	10	-	10		ns	
CAS hold time	t _{CHR}	10	-	10	T-	10	_	ns	
RAS to CAS precharge time	t _{RPC}	5	-	5		5	-	ns	
Write to RAS precharge time	t _{WRP}	10	-	10		10		ns	<u></u>



AC Characteristics (cont'd) 5)6)

 $T_{\rm A} = 0$ to 70 °C, $V_{\rm CC} = 5$ V \pm 10 %, $t_{\rm T} = 5$ ns

Parameter	Symbol		Limit Values							
		-50		-60		-70				
		min.	max.	min.	max.	min.	max.			
Write hold time referenced to RAS	t _{WRH}	10	-	10	_	10	-	ns		

CAS-before-RAS Counter Test Cycle

						··-			
CAS precharge time	t _{CPT}	35	-	40	-	40	_	ns	

Test Mode

Write command setup time	t _{wts}	10	_	10	-	10	-	ns	
Write command hold time	t _{WTH}	10	_	10	_	10	-	ns	


Capacitance

 $T_{\rm A}$ = 0 to 70 °C; $V_{\rm CC}$ = 5 V \pm 10 %; f = 1 MHz


Parameter	Symbol	Lim	Unit	
		min.	max.	
Input capacitance (A0 to A9)	C _{i1}	-	5	pF
Input capacitance (RAS, CAS, WE, OE)	C_{i2}	_	7	pF
Output capacitance (IO1 to IO4)	C_{io}	-	7	pF

Notes:


- 1) All voltages are referenced to $V_{\rm SS}$.
- 2) $I_{\rm CC1}$, $I_{\rm CC3}$, $I_{\rm CC4}$ and $I_{\rm CC6}$ depend on cycle rate.
- I_{CCI} and I_{CCI} depend on output loading. Specified values are measured with the output open.
- 4) Address can be changed once or less while \(\overline{RAS} = V_{IL}\). In the case of \(I_{CC4}\) it can be changed once or less during a fast page mode cycle \((t_{PC}\)).
- 5) An initial pause of 200 µs is required after power-up followed by 8 RAS cycles of which at least one cycle has to be a refresh cycle, before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 6) AC measurements assume $t_T = 5$ ns.
- 7) $V_{\rm IH~(min.)}$ and $V_{\rm IL~(max.)}$ are reference levels for measuring timing of input signals. Transition times are also measured between $V_{\rm IH}$ and $V_{\rm IL}$.
- 8) Measured with a load equivalent to 2 TTL loads and 100 pF.
- 9) Operation within the t_{RCD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC}.
- 10)Operation within the t_{RAD} (max,) limit ensures that t_{RAC} (max,) can be met. t_{RAD} (max) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max,) limit, then access time is controlled by t_{AA}.
- 11)Either t_{RCH} or t_{RBH} must be satisfied for a read cycle.
- 12) $t_{\text{OFF (max.)}}$ and $t_{\text{OEZ (max.)}}$ define the time at which the outputs achieve the open-circuit condition and are not referenced to output voltage levels.
- 13) Either t_{DZC} or t_{DZO} must be satisfied.
- 14) Either t_{CDD} or t_{ODD} must be satisfied.
- 15) t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} > t_{\text{WCS} \, (\text{min.})}$, the cycle is an early write cycle and the I/O pin will remain open-circuit (high impedance) through the entire cycle; if $t_{\text{RWD}} > t_{\text{RWD} \, (\text{min.})}$, $t_{\text{CWD}} > t_{\text{CWD} \, (\text{min.})}$, $t_{\text{AWD}} > t_{\text{AWD} \, (\text{min.})}$ and $t_{\text{CPWD}} > t_{\text{CPWD} \, (\text{min.})}$, the cycle is a read-write cycle and I/O pins will contain data read from the selected cells. If neither of the above sets of conditions is satisfied, the condition of the I/O pins (at access time) is indeterminate.
- 16)These parameters are referenced to the CAS leading edge in early write cycles and to the WE leading edge in read-write cycles.




Read Cycle




Write Cycle (Early Write)




Write Cycle (OE Controlled Write)




Read-Write (Read-Modify-Write) Cycle



Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




Fast Page Mode Read-Modify-Write Cycle

Semiconductor Group


109




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle (Read)



Hidden Refresh Cycle (Early Write)



CAS-Before-RAS Refresh Counter Test Cycle



Test Mode Entry


Test Mode

As the HYB 514400BJ/BJL/BT/BTL is organized internally as 512K \times 8-bits, a test mode cycle using 8:1 compression can be used to improve test time. Note that in the 1M \times 4 version the test time is reduced by 1/2 for a linear test pattern.

In a test mode "write" the data from each I/O1 pin is written into eight bits simultaneously (all "1" s or all "0" s). The I/O2-I/O4 inputs are not used for writing in test mode. In test mode "read" each I/O output is used for indicating the test mode result. If the internal eight bits are equal, the I/O would indicate a "1". If they were not equal, the I/O would indicate a "0". Note that in test mode "read" I/O1-I/O3 are always driven to "ones", i.e. all outputs will be "1"s for a test mode "pass". The WCBR cycle (WE, CAS before RAS) puts the device into test mode. To exit from test mode, a "CAS before RAS only refresh" or "Hidden refresh" can be used.

Addresses A10R, A10C and A0C are don't care during test mode.

Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm